

APPLICATION FOR LETTERS PATENT
OF THE UNITED STATES

NAME OF INVENTORS: Hans-Joachim Barth
Erdem Kaltalioglu
Mark Hoinkis
Gerald R. Friese
Pak Leung

TITLE OF INVENTION: STRESS-RELIEF LAYER FOR
SEMICONDUCTOR APPLICATIONS

TO WHOM IT MAY CONCERN, THE FOLLOWING IS
A SPECIFICATION OF THE AFORESAID INVENTION

STRESS-RELIEF LAYER FOR SEMICONDUCTOR APPLICATIONS

FIELD OF THE INVENTION

The invention relates generally to semiconductor manufacturing and, more particularly, to a stress-relief layer for semiconductor applications.

5

BACKGROUND OF THE INVENTION

As semiconductor wafers progress to higher density chips with shrinking geometries, the materials and processes used in wafer fabrication are changing. At the same time, some chips have literally tens of billions of electrical connections between the various metal layers and silicon devices. Electrical performance is improved though concurrent scaling of device features. An indicator of chip performance is the speed at which signals are transmitted. Decreased geometries translate into reduced interconnect linewidths which in turn lead to increased resistance ("R"). Furthermore, reduced spacing between conductor lines creates more parasitic line capacitance ("C"). One result is an increase in RC signal delay. The line capacitance is directly proportional to the k -value of the dielectric. Therefore, new materials are needed to compensate for these phenomena and still maintain electrical performance. New metal conductor materials, such as copper ("Cu"), and new low- k insulating dielectric materials, such as silicon low- k ("SiLK"), have been introduced. Copper can provide reduced resistivity over the traditionally used aluminum ("Al"). Low- k materials can provide reduced line capacitance over the traditionally used silicon dioxide ("SiO₂").

Multiple conductive and insulating layers are required to enable the interconnection and isolation of devices on different layers. The interlayer dielectric (“ILD”) serves as an insulator material between each metal layer or between a first metal layer and the wafer. ILDs can be made of a low- k insulating material, such as SiLK.

5 ILDs have many small vias, which are openings in the ILD that provide an electrical pathway from one metal layer to an adjacent metal layer. Metal layers can be made of copper. Vias are filled with a conductive metal, traditionally tungsten and more recently copper.

In Cu/low- k interconnect architectures, the connecting vias between metal layers

10 are subject to significant mechanical stresses that can result in, for example, via resistance increases. This is particularly true when Cu lines are embedded in a “soft” low- k dielectric, such as SiLK, and the final, or any intermediate, Cu metal layer on top is then covered or embedded in a “hard” dielectric layer, such as oxide or fluorosilicate glass (“FSG”). Under stress, cracks can form in the “hard” dielectric. These cracks can

15 open the dielectric to environmental contamination, such as oxygen and moisture diffusion.

It is therefore desirable to provide a solution that can reduce the thermo-mechanical stress on vias and reduce cracking in the hard dielectric. Exemplary embodiments of the present invention can provide this by introducing a stress-relief layer

20 between the vias and the hard dielectric layer. Such a stress-relief layer can, in some embodiments, include a “soft” dielectric material, such as a low- k insulating material.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and further advantages of the invention may be better understood by referring to the following description in conjunction with the accompanying drawings in which corresponding numerals in the different figures refer to the corresponding parts, in
5 which:

FIGURE 1 diagrammatically illustrates a conventional embodiment of semiconductor interconnect architecture in accordance with the known art;

FIGURE 2 diagrammatically illustrates an exemplary embodiment of semiconductor interconnect architecture in accordance with the present invention; and

10 FIGURES 3A-D diagrammatically illustrate exemplary embodiments of semiconductor interconnect architecture in accordance with the present invention.

DETAILED DESCRIPTION

While the making and using of various embodiments of the present invention are discussed herein in terms of silicon low-*k* ("SiLK") dielectric material, it should be appreciated that the present invention provides many inventive concepts that can be embodied in a wide variety of contexts. The specific embodiments discussed herein are
5 merely illustrative of specific ways to make and use the invention, and are not meant to limit the scope of the invention.

The present invention can reduce the thermo-mechanical stress on vias and reduce cracking in the hard dielectric. Exemplary embodiments of the present invention can
10 provide this by introducing a stress-relief layer between the vias and the hard dielectric layer. Such a stress-relief layer can include a "soft" dielectric material, such as a low-*k* insulating material.

FIGURES 1-3D are provided for illustrative purposes, and the various features therein are not necessarily shown to scale.

15 FIGURE 1 diagrammatically illustrates an example of semiconductor interconnect architecture in accordance with the known art. The topmost layers, **105-140**, are shown on top of block **102** which represents all previous layers. The first of the topmost layers, **105**, functions as a local interconnect and is conventionally made of an oxide. On top of layer **105**, interlayer dielectric ("ILD") **125** has been deposited, patterned and etched to
20 enable embedding of interconnect metals **115** and **120**. ILD **125** may be made of a soft, low-*k* material, such as silicon low-*k* ("SiLK"). Layer **110**, through ILD **125** between interconnect metals **115** and **120**, can function as a cap layer. Layer **127**, which can

function as a cap layer, covers the previous layers, followed by hard dielectric **130**. Hard dielectric **130** is covered by layer **137**, which can function as a cap layer. Layer **137** is covered by hard dielectric passivation layers **135** and **140**, in that order. Passivation layer **135** may be an oxide. Passivation layer **140** may be a nitride. Vias at **170** are formed
5 between side liners at **180** and **190**.

Because of copper corrosion and mechanical packaging issues, when the last interconnect metal layers, such as layers **115** and **120**, are made of copper, either the subsequent layers must be a hard dielectric material, such as an oxide or an oxide/nitride combination, (as illustrated in FIGURE 1) or the last metal layer may be embedded in a
10 hard dielectric material, such as oxide or fluorosilicate glass ("FSG"). In a conventional interconnect architecture, such as illustrated by FIGURE 1, when vias, such as via **170** in ILD **125**, are subjected to compressive stresses, cracks can form through hard dielectric **130** and hard dielectric passivation layers **135** and **140**. To reduce these stresses, hard dielectric **130** can be replaced with a soft dielectric, such as a low-*k* material (e.g., SiLK)
15 that can function as a buffer layer, in accordance with exemplary embodiments of the present invention. This is illustrated in FIGURE 2, wherein soft dielectric **230** is positioned between layers **127** and **137**. In some exemplary embodiments of the present invention, the depth of soft dielectric **230** may be less than or equal to one half of the depth of the intended covering or passivation layer(s), such as hard dielectric passivation
20 layers **135** and **140**. The soft dielectric is more flexible than the hard dielectric layers **135** and **140**, thereby better accommodating thermo-mechanical stresses.

FIGUREs 3A-D diagrammatically illustrate exemplary embodiments of semiconductor interconnect architecture in accordance with the present invention. In each of the exemplary embodiments illustrated by FIGUREs 3A-D, soft dielectric layer **230** (e.g., a low-*k* material, such as SiLK) can be interposed between a structure **310** (e.g., Cu in SiLK) and a protective hard dielectric material or combination of materials. In FIGUREs 3A-D, structure **310** can be deposited on layers **102** and **105** and cap layer **127** can be deposited on structure **310**. In some exemplary embodiments, the cap layer can be made of silicon nitride ("SiN").

In the exemplary embodiments illustrated by FIGUREs 3A and 3B, soft dielectric **230** can be deposited on cap layer **127**. In some exemplary embodiments, soft dielectric **230** can be a low-*k* material, such as SiLK. In the exemplary embodiment illustrated by FIGURE 3A, soft dielectric **230** can be covered by a hard dielectric including hard dielectric passivation layers **135** and **140**. In some exemplary embodiments, layer **135** may be an oxide. In some exemplary embodiments, layer **140** may be a nitride. In the exemplary embodiment illustrated by FIGURE 3B, soft dielectric **230** can be covered by cap layer **137** and hard dielectric **135** can be deposited on cap layer **137**. In some exemplary embodiments, cap layer **137** can be SiN.

In the exemplary embodiments illustrated by FIGUREs 3C and 3D, hard dielectric **130** (e.g., an oxide layer) can be deposited on cap layer **127**, followed successively by soft dielectric **230**, cap layer **137** (optionally), and hard dielectric passivation layers **135** and **140**. Additionally, as illustrated in the exemplary embodiment of FIGURE 3D, metallic laser fuse **360** can be deposited on hard dielectric passivation layer **140**. In some

exemplary embodiments, metallic laser fuse **360** may be aluminum or copper. The exemplary embodiment illustrated by FIGURE 3D may provide added protection against damage or cracks induced by laser fusing.

Although exemplary embodiments of the present invention have been described in
5 detail, it will be understood by those skilled in the art that various modifications can be made therein without departing from the spirit and scope of the invention as set forth in the appended claims.